FileMgr

✏️ /usr/src/linux-headers-6.8.0-124/arch/riscv/include/asm/io.h

✕ Tutup

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * {read,write}{b,w,l,q} based on arch/arm64/include/asm/io.h
 *   which was based on arch/arm/include/io.h
 *
 * Copyright (C) 1996-2000 Russell King
 * Copyright (C) 2012 ARM Ltd.
 * Copyright (C) 2014 Regents of the University of California
 */

#ifndef _ASM_RISCV_IO_H
#define _ASM_RISCV_IO_H

#include <linux/types.h>
#include <linux/pgtable.h>
#include <asm/mmiowb.h>
#include <asm/early_ioremap.h>

/*
 * MMIO access functions are separated out to break dependency cycles
 * when using {read,write}* fns in low-level headers
 */
#include <asm/mmio.h>

/*
 *  I/O port access constants.
 */
#ifdef CONFIG_MMU
#define IO_SPACE_LIMIT		(PCI_IO_SIZE - 1)
#define PCI_IOBASE		((void __iomem *)PCI_IO_START)
#endif /* CONFIG_MMU */

/*
 * Emulation routines for the port-mapped IO space used by some PCI drivers.
 * These are defined as being "fully synchronous", but also "not guaranteed to
 * be fully ordered with respect to other memory and I/O operations".  We're
 * going to be on the safe side here and just make them:
 *  - Fully ordered WRT each other, by bracketing them with two fences.  The
 *    outer set contains both I/O so inX is ordered with outX, while the inner just
 *    needs the type of the access (I for inX and O for outX).
 *  - Ordered in the same manner as readX/writeX WRT memory by subsuming their
 *    fences.
 *  - Ordered WRT timer reads, so udelay and friends don't get elided by the
 *    implementation.
 * Note that there is no way to actually enforce that outX is a non-posted
 * operation on RISC-V, but hopefully the timer ordering constraint is
 * sufficient to ensure this works sanely on controllers that support I/O
 * writes.
 */
#define __io_pbr()	__asm__ __volatile__ ("fence io,i"  : : : "memory");
#define __io_par(v)	__asm__ __volatile__ ("fence i,ior" : : : "memory");
#define __io_pbw()	__asm__ __volatile__ ("fence iow,o" : : : "memory");
#define __io_paw()	__asm__ __volatile__ ("fence o,io"  : : : "memory");

/*
 * Accesses from a single hart to a single I/O address must be ordered.  This
 * allows us to use the raw read macros, but we still need to fence before and
 * after the block to ensure ordering WRT other macros.  These are defined to
 * perform host-endian accesses so we use __raw instead of __cpu.
 */
#define __io_reads_ins(port, ctype, len, bfence, afence)			\
	static inline void __ ## port ## len(const volatile void __iomem *addr,	\
					     void *buffer,			\
					     unsigned int count)		\
	{									\
		bfence;								\
		if (count) {							\
			ctype *buf = buffer;					\
										\
			do {							\
				ctype x = __raw_read ## len(addr);		\
				*buf++ = x;					\
			} while (--count);					\
		}								\
		afence;								\
	}

#define __io_writes_outs(port, ctype, len, bfence, afence)			\
	static inline void __ ## port ## len(volatile void __iomem *addr,	\
					     const void *buffer,		\
					     unsigned int count)		\
	{									\
		bfence;								\
		if (count) {							\
			const ctype *buf = buffer;				\
										\
			do {							\
				__raw_write ## len(*buf++, addr);		\
			} while (--count);					\
		}								\
		afence;								\
	}

__io_reads_ins(reads,  u8, b, __io_br(), __io_ar(addr))
__io_reads_ins(reads, u16, w, __io_br(), __io_ar(addr))
__io_reads_ins(reads, u32, l, __io_br(), __io_ar(addr))
#define readsb(addr, buffer, count) __readsb(addr, buffer, count)
#define readsw(addr, buffer, count) __readsw(addr, buffer, count)
#define readsl(addr, buffer, count) __readsl(addr, buffer, count)

__io_reads_ins(ins,  u8, b, __io_pbr(), __io_par(addr))
__io_reads_ins(ins, u16, w, __io_pbr(), __io_par(addr))
__io_reads_ins(ins, u32, l, __io_pbr(), __io_par(addr))
#define insb(addr, buffer, count) __insb(PCI_IOBASE + (addr), buffer, count)
#define insw(addr, buffer, count) __insw(PCI_IOBASE + (addr), buffer, count)
#define insl(addr, buffer, count) __insl(PCI_IOBASE + (addr), buffer, count)

__io_writes_outs(writes,  u8, b, __io_bw(), __io_aw())
__io_writes_outs(writes, u16, w, __io_bw(), __io_aw())
__io_writes_outs(writes, u32, l, __io_bw(), __io_aw())
#define writesb(addr, buffer, count) __writesb(addr, buffer, count)
#define writesw(addr, buffer, count) __writesw(addr, buffer, count)
#define writesl(addr, buffer, count) __writesl(addr, buffer, count)

__io_writes_outs(outs,  u8, b, __io_pbw(), __io_paw())
__io_writes_outs(outs, u16, w, __io_pbw(), __io_paw())
__io_writes_outs(outs, u32, l, __io_pbw(), __io_paw())
#define outsb(addr, buffer, count) __outsb(PCI_IOBASE + (addr), buffer, count)
#define outsw(addr, buffer, count) __outsw(PCI_IOBASE + (addr), buffer, count)
#define outsl(addr, buffer, count) __outsl(PCI_IOBASE + (addr), buffer, count)

#ifdef CONFIG_64BIT
__io_reads_ins(reads, u64, q, __io_br(), __io_ar(addr))
#define readsq(addr, buffer, count) __readsq(addr, buffer, count)

__io_reads_ins(ins, u64, q, __io_pbr(), __io_par(addr))
#define insq(addr, buffer, count) __insq(PCI_IOBASE + (addr), buffer, count)

__io_writes_outs(writes, u64, q, __io_bw(), __io_aw())
#define writesq(addr, buffer, count) __writesq(addr, buffer, count)

__io_writes_outs(outs, u64, q, __io_pbr(), __io_paw())
#define outsq(addr, buffer, count) __outsq(PCI_IOBASE + (addr), buffer, count)
#endif

#include <asm-generic/io.h>

#ifdef CONFIG_MMU
#define arch_memremap_wb(addr, size)	\
	((__force void *)ioremap_prot((addr), (size), _PAGE_KERNEL))
#endif

#endif /* _ASM_RISCV_IO_H */

Batal

⬅ include 138 item

Nama	Tipe	Ukuran	Diubah	Perm	Aksi
📁 vdso	dir	—	15/06/26 13:45	0755	📂
📄 Kbuild	file	284 B	10/03/24 20:38	0644	✏️ ⬇
📄 acenv.h	h	243 B	10/03/24 20:38	0644	✏️ ⬇
📄 acpi.h	h	2.4 KB	10/03/24 20:38	0644	✏️ ⬇
📄 alternative-macros.h	h	5 KB	26/05/26 09:55	0644	✏️ ⬇
📄 alternative.h	h	2.3 KB	10/03/24 20:38	0644	✏️ ⬇
📄 arch_hweight.h	h	1.5 KB	10/03/24 20:38	0644	✏️ ⬇
📄 archrandom.h	h	1.5 KB	10/03/24 20:38	0644	✏️ ⬇
📄 asm-extable.h	h	2.3 KB	10/03/24 20:38	0644	✏️ ⬇
📄 asm-offsets.h	h	35 B	10/03/24 20:38	0644	✏️ ⬇
📄 asm-prototypes.h	h	2.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 asm.h	h	4 KB	26/05/26 09:55	0644	✏️ ⬇
📄 assembler.h	h	2.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 atomic.h	h	10.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 barrier.h	h	2.5 KB	10/03/24 20:38	0644	✏️ ⬇
📄 bitops.h	h	10.6 KB	10/03/24 20:38	0644	✏️ ⬇
📄 bug.h	h	2.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 cache.h	h	897 B	10/03/24 20:38	0644	✏️ ⬇
📄 cacheflush.h	h	2.2 KB	26/05/26 09:55	0644	✏️ ⬇
📄 cacheinfo.h	h	511 B	10/03/24 20:38	0644	✏️ ⬇
📄 cfi.h	h	479 B	10/03/24 20:38	0644	✏️ ⬇
📄 checksum.h	h	2.5 KB	10/03/24 20:38	0644	✏️ ⬇
📄 clint.h	h	797 B	10/03/24 20:38	0644	✏️ ⬇
📄 clocksource.h	h	136 B	10/03/24 20:38	0644	✏️ ⬇
📄 cmpxchg.h	h	9.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 compat.h	h	3.7 KB	26/05/26 09:55	0644	✏️ ⬇
📄 cpu.h	h	172 B	10/03/24 20:38	0644	✏️ ⬇
📄 cpu_ops.h	h	971 B	10/03/24 20:38	0644	✏️ ⬇
📄 cpu_ops_sbi.h	h	609 B	10/03/24 20:38	0644	✏️ ⬇
📄 cpufeature.h	h	3.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 cpuidle.h	h	450 B	10/03/24 20:38	0644	✏️ ⬇
📄 crash_core.h	h	285 B	10/03/24 20:38	0644	✏️ ⬇
📄 csr.h	h	15.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 current.h	h	1001 B	10/03/24 20:38	0644	✏️ ⬇
📄 delay.h	h	471 B	10/03/24 20:38	0644	✏️ ⬇
📄 dma-noncoherent.h	h	835 B	10/03/24 20:38	0644	✏️ ⬇
📄 efi.h	h	1.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 elf.h	h	4.8 KB	10/03/24 20:38	0644	✏️ ⬇
📄 entry-common.h	h	1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 errata_list.h	h	4 KB	26/05/26 09:55	0644	✏️ ⬇
📄 extable.h	h	1.5 KB	10/03/24 20:38	0644	✏️ ⬇
📄 fence.h	h	279 B	10/03/24 20:38	0644	✏️ ⬇
📄 fixmap.h	h	1.7 KB	10/03/24 20:38	0644	✏️ ⬇
📄 ftrace.h	h	4.7 KB	26/05/26 09:55	0644	✏️ ⬇
📄 futex.h	h	2.4 KB	26/05/26 09:55	0644	✏️ ⬇
📄 gdb_xml.h	h	5.5 KB	10/03/24 20:38	0644	✏️ ⬇
📄 gpr-num.h	h	2.4 KB	10/03/24 20:38	0644	✏️ ⬇
📄 hugetlb.h	h	1.7 KB	26/05/26 09:55	0644	✏️ ⬇
📄 hwcap.h	h	2.9 KB	10/03/24 20:38	0644	✏️ ⬇
📄 hwprobe.h	h	863 B	10/03/24 20:38	0644	✏️ ⬇
📄 image.h	h	1.6 KB	10/03/24 20:38	0644	✏️ ⬇
📄 insn-def.h	h	5.6 KB	10/03/24 20:38	0644	✏️ ⬇
📄 insn.h	h	15.3 KB	26/05/26 09:55	0644	✏️ ⬇
📄 io.h	h	5.3 KB	10/03/24 20:38	0644	✏️ ⬇
📄 irq.h	h	430 B	10/03/24 20:38	0644	✏️ ⬇
📄 irq_stack.h	h	843 B	10/03/24 20:38	0644	✏️ ⬇
📄 irq_work.h	h	225 B	10/03/24 20:38	0644	✏️ ⬇
📄 irqflags.h	h	1.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 jump_label.h	h	1.4 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kasan.h	h	1.6 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kdebug.h	h	158 B	10/03/24 20:38	0644	✏️ ⬇
📄 kexec.h	h	1.8 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kfence.h	h	674 B	26/05/26 09:55	0644	✏️ ⬇
📄 kgdb.h	h	2.4 KB	26/05/26 09:55	0644	✏️ ⬇
📄 kprobes.h	h	1.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_aia.h	h	5.4 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_aia_aplic.h	h	1.6 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_aia_imsic.h	h	882 B	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_host.h	h	10.8 KB	26/05/26 09:55	0644	✏️ ⬇
📄 kvm_types.h	h	184 B	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_vcpu_fp.h	h	1.7 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_vcpu_insn.h	h	1.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_vcpu_pmu.h	h	3.9 KB	26/05/26 09:55	0644	✏️ ⬇
📄 kvm_vcpu_sbi.h	h	3.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_vcpu_timer.h	h	1.6 KB	10/03/24 20:38	0644	✏️ ⬇
📄 kvm_vcpu_vector.h	h	2.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 linkage.h	h	267 B	10/03/24 20:38	0644	✏️ ⬇
📄 membarrier.h	h	1000 B	26/05/26 09:55	0644	✏️ ⬇
📄 mmio.h	h	5.2 KB	10/03/24 20:38	0644	✏️ ⬇
📄 mmiowb.h	h	398 B	10/03/24 20:38	0644	✏️ ⬇
📄 mmu.h	h	720 B	10/03/24 20:38	0644	✏️ ⬇
📄 mmu_context.h	h	898 B	10/03/24 20:38	0644	✏️ ⬇
📄 mmzone.h	h	266 B	10/03/24 20:38	0644	✏️ ⬇
📄 module.h	h	3.3 KB	10/03/24 20:38	0644	✏️ ⬇
📄 module.lds.h	h	207 B	10/03/24 20:38	0644	✏️ ⬇
📄 numa.h	h	165 B	10/03/24 20:38	0644	✏️ ⬇
📄 page.h	h	5.8 KB	26/05/26 09:55	0644	✏️ ⬇
📄 paravirt.h	h	610 B	10/03/24 20:38	0644	✏️ ⬇
📄 paravirt_api_clock.h	h	26 B	10/03/24 20:38	0644	✏️ ⬇
📄 patch.h	h	449 B	26/05/26 09:55	0644	✏️ ⬇
📄 pci.h	h	728 B	10/03/24 20:38	0644	✏️ ⬇
📄 perf_event.h	h	541 B	10/03/24 20:38	0644	✏️ ⬇
📄 pgalloc.h	h	4.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 pgtable-32.h	h	1.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 pgtable-64.h	h	9.4 KB	10/03/24 20:38	0644	✏️ ⬇
📄 pgtable-bits.h	h	1.3 KB	10/03/24 20:38	0644	✏️ ⬇
📄 pgtable.h	h	23.1 KB	26/05/26 09:55	0644	✏️ ⬇
📄 probes.h	h	563 B	10/03/24 20:38	0644	✏️ ⬇
📄 processor.h	h	5.4 KB	26/05/26 09:55	0644	✏️ ⬇
📄 ptdump.h	h	338 B	10/03/24 20:38	0644	✏️ ⬇
📄 ptrace.h	h	4.3 KB	10/03/24 20:38	0644	✏️ ⬇
📄 sbi.h	h	10.7 KB	26/05/26 09:55	0644	✏️ ⬇
📄 scs.h	h	1.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 seccomp.h	h	504 B	10/03/24 20:38	0644	✏️ ⬇
📄 sections.h	h	883 B	10/03/24 20:38	0644	✏️ ⬇
📄 semihost.h	h	596 B	10/03/24 20:38	0644	✏️ ⬇
📄 set_memory.h	h	1.9 KB	10/03/24 20:38	0644	✏️ ⬇
📄 signal.h	h	257 B	10/03/24 20:38	0644	✏️ ⬇
📄 signal32.h	h	358 B	10/03/24 20:38	0644	✏️ ⬇
📄 simd.h	h	1.7 KB	10/03/24 20:38	0644	✏️ ⬇
📄 smp.h	h	2.8 KB	10/03/24 20:38	0644	✏️ ⬇
📄 soc.h	h	627 B	10/03/24 20:38	0644	✏️ ⬇
📄 sparsemem.h	h	331 B	26/05/26 09:55	0644	✏️ ⬇
📄 stackprotector.h	h	589 B	10/03/24 20:38	0644	✏️ ⬇
📄 stacktrace.h	h	774 B	10/03/24 20:38	0644	✏️ ⬇
📄 string.h	h	1.4 KB	26/05/26 09:55	0644	✏️ ⬇
📄 suspend.h	h	1.7 KB	10/03/24 20:38	0644	✏️ ⬇
📄 switch_to.h	h	2.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 syscall.h	h	2.5 KB	26/05/26 09:55	0644	✏️ ⬇
📄 syscall_wrapper.h	h	3.1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 thread_info.h	h	3.8 KB	26/05/26 09:55	0644	✏️ ⬇
📄 timex.h	h	1.8 KB	10/03/24 20:38	0644	✏️ ⬇
📄 tlb.h	h	582 B	10/03/24 20:38	0644	✏️ ⬇
📄 tlbbatch.h	h	273 B	10/03/24 20:38	0644	✏️ ⬇
📄 tlbflush.h	h	2.9 KB	26/05/26 09:55	0644	✏️ ⬇
📄 topology.h	h	773 B	10/03/24 20:38	0644	✏️ ⬇
📄 trace.h	h	1 KB	26/05/26 09:55	0644	✏️ ⬇
📄 uaccess.h	h	9.6 KB	26/05/26 09:55	0644	✏️ ⬇
📄 unistd.h	h	662 B	10/03/24 20:38	0644	✏️ ⬇
📄 uprobes.h	h	1 KB	10/03/24 20:38	0644	✏️ ⬇
📄 vdso.h	h	965 B	10/03/24 20:38	0644	✏️ ⬇
📄 vector.h	h	7.7 KB	10/03/24 20:38	0644	✏️ ⬇
📄 vendorid_list.h	h	237 B	10/03/24 20:38	0644	✏️ ⬇
📄 vermagic.h	h	213 B	10/03/24 20:38	0644	✏️ ⬇
📄 vmalloc.h	h	530 B	10/03/24 20:38	0644	✏️ ⬇
📄 word-at-a-time.h	h	1.7 KB	10/03/24 20:38	0644	✏️ ⬇
📄 xip_fixup.h	h	685 B	10/03/24 20:38	0644	✏️ ⬇
📄 xor.h	h	1.7 KB	10/03/24 20:38	0644	✏️ ⬇

✏️ Rename

🔑 Ubah Permission